[{"data":1,"prerenderedAt":35},["ShallowReactive",2],{"$fa6p6kjiyyqn3":3,"$fhqrp8soi8sk0":4},"2026-09-20T09:35:52.284Z",{"name":5,"iconName":6,"children":7},"CORE MINA","stp_5",{"1589792":8},{"name":9,"iconName":10,"children":11},"VLSI Design for Digital Signal Processing - Fundamentals","stp_3",{"1589796":12},{"name":13,"iconName":14,"children":15},"Exam VLSI Design for Digital Signal Processing - Fundamentals","stp_2",{"564348":16},{"courseType":17,"sws":18,"appointments":19,"exams":20,"name":29,"iconName":30,"children":31,"credits":32,"subjectType":33,"semesterRecommendation":34},"Fach-\u002FModulprüfung","0",[],[21],{"date":22,"from":23,"to":24,"rooms":25,"info":28},"2026-07-30","09:00","10:30",[26,27],"H06 (1385|004)","RWTHmoodle-Lernraum zur Prüfungsvor- und nachbereitung","Ersttermin, zentral geplant","VLSI-Design for Digital Signal Processing - Fundamentals","stp_empty",{},4,"Wahlpflichtfach","1.",1789897117901]